For the parallel processor, a 4-bit code that specifies modifications to the functions performed by the arithmetic logic unit(ALU) data path (such as carry-in or multiple arithmetic). These function modifiers are specified in the op code or in the D0 register, depending on the application.