Home > Term: FR0/FR1
FR0/FR1
FIFO receive-interrupt bits. Bits within the synchronous serial port control register (SSPCR) which set an interrupt trigger condition based on the number of words in the receive FIFO buffer.
- Part of Speech: noun
- Industry/Domain: Semiconductors
- Category: Digital Signal Processors (DSP)
- Company: Texas Instruments
0
Creator
- Dedrick
- 100% positive feedback