DSP-to-host processor interrupt. A field that enables and/or disables an interrupt from the DSP to a host processor. At reset, HINT = 0. This bit is stored in the host port interface control register (HPIC).