A bit within the interrupt control register (ICR) that determines whether the HOLD/INT1 pin is only negative-edge sensitive or both negative- and positive-edge sensitive.