The optional third stage of the master processor’s fetch, execute, access (FEA) pipeline, during which memory accesses (load or store operations) occur.