Logic circuitry that generates the addresses for data memory reads and writes. This circuitry, which includes the auxiliary registers and the auxiliary register arithmetic unit (ARAU), can generate one address per machine cycle.