The master processor’s (MP) two SRAM banks that hold cached data needed by the MP. Data RAMs for the parallel processors are not cached. See also SRAM banks.