One of two independent controllers within the transfer controller (TC) that handle packet transfers. The destination controller generates the addresses needed to write packet data into the destination memory area.