A condition in which the master processor’s floating-point multiply unit is stalled or its pipeline is full; therefore, the unit cannot accept a new instruction.