A parallel processor’s operation performed by the global address unit. This can be either a memory access (load or store), an address unit arithmetic, or a register-to-register move.