A 1-bit field that determines whether the CPU can stop or continue when the HOLD signal initiates a power-down mode. At reset, HM = 1. This bit is stored in status register 1 (ST1).