A bidirectional timing signal that enables or disables pixel capture and display. Horizontal blanking occurs once per line; its pulse width is defined as an integral number of frame clock (FCLK) periods.