A processor-dependent bus used to access instructions from on-chip static RAM (SRAM). The parallel processors each use a 64-bit instruction bus, and the master processor uses a 32-bit instruction bus.