A field that globally masks or enables all interrupts.

When INTM = 0, all unmasked interrupts are enabled. When INTM = 1, all maskable interrupts are disabled. INTM has no effect on the nonmaskable RS and NMI interrupts. At reset, INTM = 1.This bit is stored in status register 0 (ST0).