Specific multiplexer setting combinations that cause the same arithmetic logic unit (ALU) function to perform various distinct operations by controlling the routing of operands to the ALU. Eight operation classes are supported by the base set of ALU operations.