(Synchronous serial port). A bit within the synchronous serial port control register (SSPCR) that indicates when the receive FIFO buffer of the port is full and another word is received in the receive shift register (RSR). The contents of the FIFO buffer are not overwritten by this new word.