A condition in which the receive FIFO buffer of the port is full and another word is received in the receive shift register (RSR). (None of the contents of the FIFO buffer are overwritten by this new word.)