A master processor (MP) floating-point unit mode in which multiple MP floating-point instructions are in various stages of completion in the floating-point multiply and/or add unit simultaneously.