Logic circuitry that generates the addresses for program memory reads and writes, and an operand address in instructions that require two registers to address operands.

This circuitry can generate one address per machine cycle. See also data-address generation logic.