The mode that allows both the DSPand the host to access host port interface (HPI) memory. In this mode, asynchronous host accesses are synchronized internally and, in case of conflict, the host has access priority and the DSP waits one cycle.