A technique for continuous monitoring of a status flag in a register or memory location in which the processor repeatedly polls the flag until the awaited status change occurs.