A master processor (MP) floating-point unit mode in which the MP executes a single floating-point instruction to completion before starting another floating-point instruction.