A register containing the address of the block whose subblock(s) have been copied into cache. It also contains a present bit for each subblock indicating whether or not the subblock is present in the cache. For master processor (MP) data cache, there is also a dirty bit for each subblock.