Part of the program-address generation logic. This register provides the address of the next instruction to the programme counter (PC), the programme address register (PAR), the micro stack (MSTACK), or the stack.