An operation that allows for direct access of memory and I/O devices. When a HOLD operation is initiated by a HOLD signal, the external buses enter a high-impedance state and the HOLDA signal is asserted. The buses return to their normal state and the HOLD operation is concluded when the host processor deasserts HOLD high.