A memory-mapped register that specifies in which of the eight time slots (channels) a device on the fourwire serial bus is to transmit. A 1 in any one or more of bits 0–7 of the TCSR sets the device transmitter active during the corresponding time slot. Bits 8–15 are reserved.