A parallel processor’s access that can be performed over the global port because the address is in the shared RAMs. If an access is not globally legal, a direct external access (DEA) is performed by the transfer controller (TC). The parallel processor’s pipeline stalls until the DEA is completed.