Home >  Term: Timer stop status (TSS) bit
Timer stop status (TSS) bit

A 1-bit flag that stops and restarts the on-chip timer. At reset, TSS = 0 and the timer immediately starts timing. This bit is stored in the timer control register (TCR).

0 0

Creator

  • Harry8L
  • (London, United Kingdom)

  •  (V.I.P) 574128 points
  • 100% positive feedback
© 2025 CSOFT International, Ltd.