A 1-bit flag that indicates which half of transmit buffer transmitted. The XH bit can be read when an XINT interrupt occurs (interrupt programme or IFR polling). At reset, XH = 0. This bit is stored in the BSP control extension register (SPCE).